[1]
Chen, J. et al. 2024. Deep Reinforcement Learning-Based Optimization for IC Layout Design Rule Verification. Journal of Advanced Computing Systems . 4, 3 (Mar. 2024), 16–30. DOI:https://doi.org/10.69987/JACS.2024.40302.