(1)
Chen, J.; Zhang, Y.; Wang, S. Deep Reinforcement Learning-Based Optimization for IC Layout Design Rule Verification. JACS 2024, 4 (3), 16-30. https://doi.org/10.69987/JACS.2024.40302.