J. Chen, Y. Zhang, and S. Wang, “Deep Reinforcement Learning-Based Optimization for IC Layout Design Rule Verification”, JACS, vol. 4, no. 3, pp. 16–30, Mar. 2024, doi: 10.69987/JACS.2024.40302.