1.
Chen J, Zhang Y, Wang S. Deep Reinforcement Learning-Based Optimization for IC Layout Design Rule Verification. JACS [Internet]. 2024 Mar. 8 [cited 2025 Jun. 29];4(3):16-30. Available from: https://scipublication.com/index.php/JACS/article/view/83